Senior FPGA & ASIC Design Engineer — RTL Leader

City of Edinburgh Source: WhatJobs
£90,000–£130,000

AMD in Edinburgh is seeking a senior engineer for FPGA and ASIC development. You will lead RTL design and system-level validation across FPGA and ASIC platforms, guiding projects from concept to delivery within a hybrid Edinburgh-based team.

The ideal candidate mentors engineers, communicates complex ideas clearly, and thrives on collaboration across global teams, contributing to innovations spanning wireless, aerospace, and computing industries.

#J-18808-Ljbffr

Full job description from WhatJobs. Apply for this role →

Back to all jobs

Help others hire with confidence

Reviews on Trustpilot

Worked with Verifera as a candidate or employer? Your honest review helps the next person trust verified hiring.