This is an exciting opportunity to join small advanced R&D team that is looking to expand. They are looking for a Physical Design Engineer to work on next generation high speed circuit and communications technology.
This is an opportunity to work on advanced semiconductor technology within a highly technical R&D environment, where Physical Design is involved in taking new architectures from development through towards production silicon.
The role would suit a Physical Design Engineer who enjoys working across the full implementation flow and wants exposure to challenging designs at advanced process nodes.
What makes the role interesting:
Work on advanced semiconductor designs using modern process technologies
Opportunity to contribute to new architectures rather than simply implementing established designs
Full RTL to GDS experience across synthesis, place & route and signoff
Small, technically focused R&D environment with significant scope to influence methodologies and implementation
Research and development work has a clear route towards future production silicon
The ideal Physical Design Engineer will have:
Strong experience across the digital Physical Design flow from RTL through to GDS
Experience working on advanced process nodes, ideally 7nm or below
Good understanding of modern implementation and signoff methodologies
Experience with Cadence tools is preferred but not essential
Experience with timing closure and STA
Exposure to physical verification and signoff
Scripting experience, ideally with TCL, Python or Shell
Experience working with mixed signal or analogue blocks would be a strong advantage
Experience with SerDes is useful but not essential
We use essential cookies to make this site work. With your permission we would also like to use the optional cookies below. Nothing optional is set until you choose, and you can change your mind at any time from "Cookie settings" at the bottom of every page. Cookie policy.
Essential — keep the site working and secure, and remember the choice you make here. Always on.