Senior Subsystem Design Engineer (RTL/IP)

United Kingdom Source: WhatJobs
£110,000–£160,000

Arm is seeking a Staff Subsystem Design Engineer to lead RTL design and integration of complex IPs and compute subsystems. You will specify, architect, and implement subsystems while collaborating with architecture, verification, and implementation teams to achieve robust designs.

We value deep expertise in SystemVerilog, AMBA protocols, and power/clock strategies, with a track record of delivering high-quality IP in a challenging environment. Hybrid working arrangements apply within the UK.

#J-18808-Ljbffr

Full job description from WhatJobs. Apply for this role →

Back to all jobs

Help others hire with confidence

Reviews on Trustpilot

Worked with Verifera as a candidate or employer? Your honest review helps the next person trust verified hiring.