Senior/Staff CPU Physical Design Engineer - High-Performance Compute / Semiconductors
Cambridge
We are partnered with a global leader in semiconductor and wireless technology innovation.
Swedium Global Services is seeking a Senior Physical Design Engineer (remote from the UK/EU) to drive timing closure for ASIC/SoC designs across advanced nodes, including <5nm processes. You will work closely with PD, RTL, Synthesis, and Signoff teams to resolve timing and clock-related challenges.
The role requires 5+ years in Physical Design/STA, strong experience with Synopsys or Cadence tools, and hands-on knowledge of SDC, PVT corners, and timing ECOs. Remote work from the UK/EU is supported.
#J-18808-Ljbffr
Full job description from WhatJobs. Apply for this role →
Cambridge
We are partnered with a global leader in semiconductor and wireless technology innovation.
Worked with Verifera as a candidate or employer? Your honest review helps the next person trust verified hiring.