Senior RTL Engineer – CPU

Cambridgeshire Source: WhatJobs
See advert for pay

Overview

In this Senior RTL Design Engineer role, you will help develop next-generation CPU cores within a global semiconductor leader. You will participate across the full design lifecycle, collaborating with architects and engineers to tackle technically demanding processor projects. The role focuses on delivering high-performance, power-efficient CPU IP that enables AI, data centers, automotive, and embedded applications. This is a hands-on opportunity to shape cutting-edge compute technology and advance your expertise in a collaborative, growth-oriented environment.

Pay / Benefits

  • annual bonus
  • company share options/equity
  • comprehensive benefits package
  • relocation support
  • visa sponsorship available for exceptional candidates

Responsibilities

  • Design and implement CPU core RTL across the full development lifecycle
  • Collaborate with architects and design engineers on high-impact processor projects
  • Contribute to validation, verification, and test improvements for RTL designs
  • Provide robust, high-quality RTL implementations with attention to detail
  • Participate in architecture and microarchitecture discussions to optimize performance
  • Support integration and bring-up in broader SoC contexts

Key requirements

  • 3+ years' experience in RTL design
  • Academic or commercial experience in CPU RTL design
  • Strong RTL design skills using Verilog, SystemVerilog, or VHDL
  • Software engineering background with C/C++, Python
  • Experience with compiler infrastructures and DSLs
  • Test-driven development and writing adaptive unit tests
  • attention to detail
  • collaborative mindset
  • ownership and accountability
  • Verilog
  • SystemVerilog
  • VHDL

Full job description from WhatJobs. Apply for this role →

Back to all jobs

Help others hire with confidence

Reviews on Trustpilot

Worked with Verifera as a candidate or employer? Your honest review helps the next person trust verified hiring.