Senior ASIC RTL Design & Verification Engineer
Reading
Synopsys, Inc. is seeking an experienced ASIC Digital Design Engineer to drive RTL design and verification for complex blocks and systems.
Synopsys, Inc. is seeking an experienced ASIC Digital Design Engineer to drive RTL design and verification for complex blocks and systems.
You will collaborate with Analog, physical design, and applications engineering to ensure integration and performance meet demanding specifications. You will develop comprehensive test plans, optimize performance and power with advanced EDA methodologies, and mentor junior engineers while staying current with industry trends to deliver high-quality, reliable
Full job description from the advertiser. Apply for this role →
Reading
Synopsys, Inc. is seeking an experienced ASIC Digital Design Engineer to drive RTL design and verification for complex blocks and systems.
Reading, Berkshire
At Synopsys, we drive the innovations that shape the way we live and connect.
Reading
At Synopsys, we drive the innovations that shape the way we live and connect.
Reading
At Synopsys, we drive the innovations that shape the way we live and connect.
Reading
Synopsys invites a seasoned ASIC Digital Design Engineer to drive high-performance ASIC blocks and systems from concept through verification.
Reading
At Synopsys, we drive the innovations that shape the way we live and connect.
Worked with Verifera as a candidate or employer? Your honest review helps the next person trust verified hiring.